Digital Design Laboratory A Musical Box on FPGA designed with Deeds

Similar documents
Designing a Computer to Play Nim: A Mini-Capstone Project in Digital Design I

Computer Science 141: Computing Hardware Course Information Fall 2012

Computer Science. Embedded systems today. Microcontroller MCR

Circuit Simulators: A Revolutionary E-Learning Platform

FUZZY EXPERT. Dr. Kasim M. Al-Aubidy. Philadelphia University. Computer Eng. Dept February 2002 University of Damascus-Syria

IMPROVED MANUFACTURING PROGRAM ALIGNMENT W/ PBOS

Computer Organization I (Tietokoneen toiminta)

DIGITAL GAMING & INTERACTIVE MEDIA BACHELOR S DEGREE. Junior Year. Summer (Bridge Quarter) Fall Winter Spring GAME Credits.

SAM - Sensors, Actuators and Microcontrollers in Mobile Robots

ECE-492 SENIOR ADVANCED DESIGN PROJECT

The recognition, evaluation and accreditation of European Postgraduate Programmes.

Major Milestones, Team Activities, and Individual Deliverables

Course Specifications

TIMSS ADVANCED 2015 USER GUIDE FOR THE INTERNATIONAL DATABASE. Pierre Foy

Infrared Paper Dryer Control Scheme

Project-Based-Learning: Outcomes, Descriptors and Design

GACE Computer Science Assessment Test at a Glance

OFFICIAL DOCUMENT. Foreign Credits, Inc. Jawaharlal Nehru Technological University

Multidisciplinary Engineering Systems 2 nd and 3rd Year College-Wide Courses

School of Innovative Technologies and Engineering

AC : FACILITATING VERTICALLY INTEGRATED DESIGN TEAMS

Using a PLC+Flowchart Programming to Engage STEM Interest

Ansys Tutorial Random Vibration

A student diagnosing and evaluation system for laboratory-based academic exercises

The Survey of Adult Skills (PIAAC) provides a picture of adults proficiency in three key information-processing skills:

Charles Sturt University Wagga Wagga, Australia 24 November Opening Think Tank of Visit. Global Perspectives on ODL Partnerships

USER ADAPTATION IN E-LEARNING ENVIRONMENTS

Oregon Institute of Technology Computer Systems Engineering Technology Department Embedded Systems Engineering Technology Program Assessment

May To print or download your own copies of this document visit Name Date Eurovision Numeracy Assignment

Moderator: Gary Weckman Ohio University USA

UNIVERSIDAD DEL ESTE Vicerrectoría Académica Vicerrectoría Asociada de Assessment Escuela de Ciencias y Tecnología

PROCESS USE CASES: USE CASES IDENTIFICATION

LABORATORY : A PROJECT-BASED LEARNING EXAMPLE ON POWER ELECTRONICS

On-Line Data Analytics

Android App Development for Beginners

Software Development Plan

Human Factors Computer Based Training in Air Traffic Control

An Introduction to Simio for Beginners

MINISTRY OF EDUCATION

Using GIFT to Support an Empirical Study on the Impact of the Self-Reference Effect on Learning

THE DEPARTMENT OF DEFENSE HIGH LEVEL ARCHITECTURE. Richard M. Fujimoto

University of Toronto Physics Practicals. University of Toronto Physics Practicals. University of Toronto Physics Practicals

PUBLIC CASE REPORT Use of the GeoGebra software at upper secondary school

Intel-powered Classmate PC. SMART Response* Training Foils. Version 2.0

An Industrial Technologist s Core Knowledge: Web-based Strategy for Defining Our Discipline

Specification and Evaluation of Machine Translation Toy Systems - Criteria for laboratory assignments

Implementing a tool to Support KAOS-Beta Process Model Using EPF

Launching an International Web- Based Learning and Co-operation Project: YoungNet as a Case Study

A Coding System for Dynamic Topic Analysis: A Computer-Mediated Discourse Analysis Technique

A Practical Approach to Embedded Systems Engineering Workforce Development

COMPUTER INTERFACES FOR TEACHING THE NINTENDO GENERATION

Phys4051: Methods of Experimental Physics I

Page 1 of 11. Curriculum Map: Grade 4 Math Course: Math 4 Sub-topic: General. Grade(s): None specified

TEACHING AND EXAMINATION REGULATIONS (TER) (see Article 7.13 of the Higher Education and Research Act) MASTER S PROGRAMME EMBEDDED SYSTEMS

ENEE 302h: Digital Electronics, Fall 2005 Prof. Bruce Jacob

Process to Identify Minimum Passing Criteria and Objective Evidence in Support of ABET EC2000 Criteria Fulfillment

Abstractions and the Brain

Introduction to Simulation

Timeline. Recommendations

Busuu The Mobile App. Review by Musa Nushi & Homa Jenabzadeh, Introduction. 30 TESL Reporter 49 (2), pp

Group A Lecture 1. Future suite of learning resources. How will these be created?

MULTIMEDIA Motion Graphics for Multimedia

White Paper. The Art of Learning

Proposal of a PhD Programme (PhD) managed by the Politecnico di Milano. PhD in: STRUCTURAL, SEISMIC AND GEOTECHNICAL ENGINEERING CYCLE: XXIX

Rover Races Grades: 3-5 Prep Time: ~45 Minutes Lesson Time: ~105 minutes

Request for Proposal UNDERGRADUATE ARABIC FLAGSHIP PROGRAM

Use of simulated animations to enhance student learning

AC : HANDS ON PROGRAMMABLE LOGIC CONTROLLER (PLC) LABORATORY FOR AN INDUSTRIAL CONTROLS COURSE

MASTER S COURSES FASHION START-UP

Guide to Teaching Computer Science

ICTCM 28th International Conference on Technology in Collegiate Mathematics

Software Development: Programming Paradigms (SCQF level 8)

A systems engineering laboratory in the context of the Bologna Process

Document number: 2013/ Programs Committee 6/2014 (July) Agenda Item 42.0 Bachelor of Engineering with Honours in Software Engineering

GALICIAN TEACHERS PERCEPTIONS ON THE USABILITY AND USEFULNESS OF THE ODS PORTAL

Process improvement, The Agile Way! By Ben Linders Published in Methods and Tools, winter

Online ICT Training Courseware

Scott Foresman Addison Wesley. envisionmath

Embedded System Design

AGENDA LEARNING THEORIES LEARNING THEORIES. Advanced Learning Theories 2/22/2016

COVER SHEET. This is the author version of article published as:

ROSETTA STONE PRODUCT OVERVIEW

Technological Educational Institute (TEI) of Crete School of Applied Sciences

Remote Control Laboratory Via Internet Using Matlab and Simulink

Mathematics subject curriculum

P. Belsis, C. Sgouropoulou, K. Sfikas, G. Pantziou, C. Skourlas, J. Varnas

On Human Computer Interaction, HCI. Dr. Saif al Zahir Electrical and Computer Engineering Department UBC

LEGO MINDSTORMS Education EV3 Coding Activities

Academic Catalog Programs & Courses Manchester Community College

Developing ICT-rich lifelong learning opportunities through EU-projects DECTUG case study

Analyzing the Usage of IT in SMEs

Session Six: Software Evaluation Rubric Collaborators: Susan Ferdon and Steve Poast

CEF, oral assessment and autonomous learning in daily college practice

Diploma in Library and Information Science (Part-Time) - SH220

PeopleSoft Human Capital Management 9.2 (through Update Image 23) Hardware and Software Requirements

Guidelines on how to use the Learning Agreement for Studies

Appendix L: Online Testing Highlights and Script

give every teacher everything they need to teach mathematics

ZHANG Xiaojun, XIONG Xiaoliang School of Finance and Business English, Wuhan Yangtze Business University, P.R.China,

Radius STEM Readiness TM

Transcription:

Digital Design Laboratory A Musical Box on FPGA designed with Deeds Giuliano Donzellini, Antti Piironen, Domenico Ponta giuliano.donzellini@unige.it*, **antti.piironen@metropolia.fi, domenico.ponta@unige.it* *DITEN University of Genoa, Italy, **Metropolia University of Applied Sciences, Finland The software tools presented are available free of charge to all interested parties at: http://www.esng.dibe.unige.it/deeds/ DITEN University of Genoa Italy 1

Introduction The introduction of Field Programmable Gate Arrays (FPGA) in a first year course of digital design in ICT engineering is nowadays advisable. It is not easy to build good foundations on logic design just by completely migrating the traditional schematic, simulation and bread-board based prototyping to VHDL based FPGA design flow. Deeds (Digital Electronics Education and Design Suite) makes the process of FPGA configuration straightforward and compatible with the beginners skills. Tutorials guide students in the process and, at the same time, provide a synthetic introduction to FPGA projects. DITEN University of Genoa Italy 2

FPGA and beginners skills Our approach fills an important learning gap in early exposure to FPGA, by skipping the pre-requisite of a hardware description language or the proficiency in highlevel programming languages. Deeds integrates FPGA configuration and testing into its interactive design and simulation flow, making combinational and sequential design, as well as microprocessor core programming, demonstrable through physical FPGA boards. The process achieves appreciable effects and it is fully compatible with the beginner's skills. DITEN University of Genoa Italy 3

Tutorials and projects Tutorials and projects, designed for flexibility and ease of self-learning, open up many possibilities to hands-on experiments. Students experience digital system designs of different complexities, involving combinational logic, FSM and microprocessor programming. Freshman level students can easily understand the lowlevel behavior of embedded systems, a good foundation for successive courses on design languages, IP cores, hardware-software co-design. DITEN University of Genoa Italy 4

Deeds is developed at DITEN (ex DIBE), University of Genoa The suite is composed by three simulators and a wide collection of associated learning material to learn-by-doing and practice with: o o o o Combinational and sequential logic networks Finite state machine design Embedded microcomputer interfacing and programming FPGA programming (exporting projects to EDA tools) DITEN University of Genoa Italy

Deeds: the simulation tools d-dcs Digital Circuit Simulator d-fsm Finite State Machine Simulator d-mce Microcomputer Emulator The three simulators are fully integrated, to design and simulate digital systems with standard logic, finite state machines and microcomputers. DITEN University of Genoa Italy 6

Deeds: FPGA prototyping Deeds allows testing of projects by implementing them in FPGA boards (Altera DE2 in the picture) The process does not require the user to be familiar with FPGAspecific development software. DITEN University of Genoa Italy 7

Deeds: FPGA tutorials and proiects DITEN University of Genoa Italy 8

Tutorials: Circuit Prototyping on FPGA (1) A few tutorials provides instructions on how to transfer a Deeds project to the board. After a preliminary simulation phase, useful to understand the behavior of the network under test, the student can prove its functionality on a real circuit DITEN University of Genoa Italy 9

Tutorials: Circuit Prototyping on FPGA (2) With the Test on FPGA dialog window the user can assign real board resources to the Deeds schematic. In the tutorials, to simplify the process, this assignment is already done. So, by clicking on Generate Project DITEN University of Genoa Italy 10

Tutorials: Circuit Prototyping on FPGA (3) by clicking on Generate Project the Deeds will create all the VHDL code and the project files necessary for the Altera Quartus II software. Students, at this time (if they wish so), can examine the VHDL code but... they can just launch Quartus II from the dialog box. DITEN University of Genoa Italy 11

Tutorials: Circuit Prototyping on FPGA (4) The project in Quartus II is ready to be compiled. The top VHDL file contains the structural description of the digital network schematic. The other VHDL files collect the behavioral descriptions of all the components used by the network, included Finite State Machines, Micro-Computers, ROM contents, etc. After the compilation of the project, Quartus II allows to transfer the circuit to the DE2 FPGA board. DITEN University of Genoa Italy 12

Tutorials: Circuit Prototyping on FPGA (5) Lab assignments always include a board view of the I/O of the circuit under test. Switches, pushbuttons and LEDs of the FPGA board are suggested to be used as a control panel for the testing the network. DITEN University of Genoa Italy 13

A Digital Design Laboratory Session: A Musical Box on FPGA DITEN University of Genoa Italy 14

The Sine Waveform generator Two outputs Digital to Analog Converter (DAC): 8 bit DACs Sampling clock frequency = 20 KHz Animated Output Waveforms In the figure the Function Table, stored in a 256x8 ROM memory, contains the samples of a cycle of sine wave. DITEN University of Genoa Italy 15

The Waveform Frequency Control Addresses for the Function Table ROM are generated by a recursive 16 bits adder: the Phase Accumulator. It calculates, at every clock, the current phase angle of the sine wave to be generated. The Phase Accumulator receives a parameter proportional to the generated frequency. Its value is given by an exponential conversion table (stored in two 256x8 ROMs), that receives the Musical Note Code as table index. DITEN University of Genoa Italy 16

The Melody Generator The Musical Note Codes are generated by a ROM, addressed cyclically by a counter. The 256x8 ROM contains the musical melody to be played, as sequence of standard MIDI note codes. The melody is restarted from the beginning when a refrain code is read from the ROM. The Beat Time of the note sequence is given by another counter, in fact, the Metronome of the generator. DITEN University of Genoa Italy 17

Timing simulation of the generator The output of the Musical Box can be observed on the Deeds simulator Timing Diagram, almost as it were an analog signal. DITEN University of Genoa Italy 18

The Musical Box prototype The Musical Box prototyped on an Altera DE2 board (on the left side), connected to the stereo DAC module (on the right). DITEN University of Genoa Italy 19

Tentative assessment of results In our teaching activity the introduction of novel or updated technical and pedagogical material is almost continuous. Therefore, comparisons with former educational situations or, worse, quantitative evaluations of the results are not possible. We can summarize here the observations resulting from our deep interaction with students activities. Deeds FPGA extension works properly. Students have no problems with the compilation of the files and the operation of the DE2 boards. The tutorial material guiding the experiments proved to be exhaustive and easy to understand. Students show a very strong interest for the laboratory sessions using the FPGA. DITEN University of Genoa Italy 20

Deeds FPGA experience: conclusions Deeds has the possibility to export and test project on FPGA boards without the need of familiarity with FPGA and its development tools. Our approach is a solid introduction to understanding the low-level behavior of embedded system, bridging the gap with the design of more complex systems, using high level languages, IP modules, hardware-software co-design. The VHDL code generated by Deeds facilitates the transition from schematic entry to hardware description languages. DITEN University of Genoa Italy 21

Impact of Deeds (1) Deeds is the work mainly of one dedicated person (Giuliano Donzellini) who wrote its more than 200,000 lines of code and maintains and expands it continuously. Deeds has been made available free of charge to institutions and person and it has been adopted by universities and secondary technical education schools. Tutorials and projects are available in Italian and English. Deeds educational materials have been translated and published in Turkish (Çizgi Elektronik,Istanbul), Spanish, Catalan and Italian. DITEN University of Genoa Italy 22

Impact of Deeds (2) The Deeds has been and it is used now in several European universities: Metropolia University of Applied Sciences (Helsinki, Finland) University of Deusto (Bilbao, Spain) School of Business and Engineering Vaud (Switzerland) Inholland University of Applied Sciences (Netherlands) Universidad de Las Palmas de Gran Canaria University of York (U.K) University of Sofia, Bulgaria Technological Education Institute of Piraeus, Athens DITEN University of Genoa Italy 23

Impact of Deeds (3) Deeds has been used by thousands of students in Italy and abroad, from hands-on tutored laboratories to project-based learning and distance education. The addition of the PFGA prototyping has provided new life to its existing large depository of projects. The fact that teachers roles overlaps with developers roles guarantees the continuity between the tools and the educational situations. DITEN University of Genoa Italy 24

How to get tools and materials (for free) All Deeds projects (in English and Italian) are available at: http://www.esng.dibe.unige.it/deeds/learningmaterials FPGA projects are indexed here: http://www.esng.dibe.unige.it/deeds/fpga Send a mail to the authors: giuliano.donzellini@unige.it domenico.ponta@unige.it DITEN University of Genoa Italy 25

Thank you for your attention! The Deeds of Gallant Knights This image from a picture of G. David, XVI Century Paris, Musèe de l'armèe We thank Altera Corporation for the generous donation of the DE2 development boards that have made possible an extensive experimentation in the lab. DITEN University of Genoa Italy 26